




AC-Voltage Harmonic Control for Stand-Alone and Weak-Grid-Tied Converter
Perez-Estevez, Diego; Doval-Gandoy, Jesus; Guerrero, Josep M.
Published in:
IEEE Transactions on Industry Applications







Accepted author manuscript, peer reviewed version
Link to publication from Aalborg University
Citation for published version (APA):
Perez-Estevez, D., Doval-Gandoy, J., & Guerrero, J. M. (2020). AC-Voltage Harmonic Control for Stand-Alone
and Weak-Grid-Tied Converter. IEEE Transactions on Industry Applications, 56(1), 403-421. [8843846].
https://doi.org/10.1109/TIA.2019.2942265
General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners
and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.
            ? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
            ? You may not further distribute the material or use it for any profit-making activity or commercial gain
            ? You may freely distribute the URL identifying the publication in the public portal ?
Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to
the work immediately and investigate your claim.
Downloaded from vbn.aau.dk on: August 24, 2021
0093-9994 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIA.2019.2942265, IEEE
Transactions on Industry Applications
AC-Voltage Harmonic Control for
Stand-Alone and Weak-Grid-Tied Converter
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Abstract—This paper presents an ac voltage controller that
can operate under a wide range of loads thanks to its high
robustness to plant model variations. A robust voltage controller
is required in a droop-controlled inverter that operates connected
to a grid or in island mode with other generators. In such
modes of operation, the voltage source converter (VSC) can
experience large load impedance variations depending on the
number of parallel generators or the grid impedance value.
Concerning the controller performance, the transient response
is improved by selectively minimizing the output impedance of
the system at the frequencies that typically contain the largest
components of the output current. Complete harmonic control
is achieved due to its zero output impedance at a set of design-
selected frequencies. The proposed controller only measures the
output voltage, and it contains a single-loop structure that uses
all available bandwidth. In addition, a fast converter-current
estimator provides protection against a fault and inrush output
currents. The design process only requires, as input parameters,
the LC filter values, the sampling frequency, and a set of
harmonics where load-current circulation is expected.
Index Terms—Voltage control, LC filter, parameter sensitivity,
resonant controller (RCs), power converter.
I. INTRODUCTION
THE ac voltage controller is an essential component ofa power converter that operates in island mode [1] or
connected to a micro grid (MG) using a droop control [2]–
[6], specially when there is a large integration of renewable
energy sources within the MG [7].
In order to regulate the ac voltage, power converters
commonly use a double-loop [8]–[17] or a single-loop con-
troller [18]–[23]. On the one hand, double-loop structures
provide a stable system using simple (low-order) proportional-
integral (PI) or proportional-resonant (PR) controllers because
they divide a complex plant model into two parts. An inner
current loop simplifies the plant model seen by the voltage
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controller. The inner current controller assumes the plant is an
L filter, whereas the outer voltage loop mainly sees a capacitive
plant in the low frequency range where it operates. Typically,
the bandwidth of the current controller is larger than the
bandwidth of the voltage controller so as to avoid interaction
between both loops. Nevertheless, such extra bandwidth of
the current controller does not provide any improvements
to the system performance besides the desired decoupling
between controllers [10]. Actually, the output impedance of
the system augments when the bandwidth of the current loop
increases [11], as expected from the fact that good current
sources have a high output impedance. Furthermore, double
loop controllers have stability problems when controlling
frequency components close or above the critical frequency
(fs/6), where fs denotes the sampling frequency [1]. On
the other hand, single loop structures with classical transfer-
function-based controllers [19] offer a simple design process.
Nevertheless, they lack the flexibility, modularity and robust-
ness to parameter variations of double-loop controllers [24].
Moreover, they may need to measure additional variables,
such as the capacitor current to achieve stability [18], or the
converter current for protection against a short circuit or inrush
currents [12]. In particular, single-loop control cannot stabilize
the system when the resonant frequency of the LC filter is less
than one fourth of the sampling frequency [13].
Concerning the type of controller, transfer-function-based
solutions are commonly adopted in the literature. On the one
hand, the voltage loop typically contains PR or synchronous-
reference-frame (SRF)-PI controllers in order to achieve zero
steady-state error in the output voltage at the fundamental
frequency and at the main low-order harmonics [18], [25]. On
the other hand, the current loop usually comprises a simple P
controller [10] so as to reach a high bandwidth, which results
in sufficient decoupling between the two loops. Nevertheless,
these solutions do not optimize the performance of the volt-
age controller in terms of the achievable bandwidth or the
robustness against a large variation in the load impedance, in
particular when the resonant frequency of the LCL filter is
above the critical frequency [1].
Contrarily to these solutions from classical control the-
ory, state-space controllers from modern control theory have
proven to have a high robustness [14], [21], [22], [26]. Such
robustness is convenient during grid-connected mode [15] or
during parallel operation [20], [27], because the converter sees
a low load impedance, which is the parallel equivalent of
the load impedance and the coupling impedance. The voltage
controller presented in [22] incorporates an integral action to
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remove steady-state error at the fundamental output frequency.
In [21], a voltage controller is designed using a pole-placement
technique. Such design [21] provides a stable operation in
parallel configurations with a grid impedance down to short
circuits and intermodule coupling impedances as low as 1%.
The solution presented in [14] uses a pole-placement strategy
and improves the reference tracking performance compared to
transfer-function-based controllers.
This paper is an extension of the conference version [28],
which includes additional experimental results and a more
complete theoretical presentation. In the following a thorough
comparison to previously proposed voltage controllers is de-
tailed.
The presented scheme uses a single-loop control structure
that has the following advantages compared to double-loop
solutions [8]–[17]:
• The bandwidth of the proposed voltage controller can
be set as large as the available bandwidth in the phys-
ical system without compromising the system stability
whereas control structures with an inner current loop
inherently limit the achievable voltage-loop bandwidth,
which should be smaller smaller than that of the current
loop [22].
• Concerning the system stability, the presented state-space
controller requires a simple design process which results
in a stable system with a good dynamic performance irre-
spectively of the plant parameters, provided that the res-
onant frequency of the LC filter is below the Nyquist fre-
quency of the digital controller. Contrarily, conventional
double-loop structures become unstable when controlling
voltage harmonics close or above the critical frequency
(fs/6), where fs is the sampling frequency [1]. In order to
avoid this limitation, previously proposed solution require
additional damping strategies, which increase the system
complexity, in order to obtain a stable system.
• Double-loop structures do not have enough degrees of
freedom to completely control the output impedance of
the voltage-controlled VSC. When the output impedance
is lowered at a set of frequencies by adding multiple PI or
PR controllers tuned at such frequencies, then the output
impedance increases in an uncontrolled manner at other
frequencies due to the appearance of peaks in the system
sensitivity function. The proposal permits to shape the
output impedance of the converter in order to minimize
the output voltage distortion. In particular, the presented
design obtains a zero output impedance at a set of design-
selected frequencies without generating sensitivity peaks.
Compared to previously proposed single-loop
controllers [18]–[23], the presented solution has the following
advantages:
• It results in a voltage-controlled VSC with zero output
impedance at a set of design-selected frequencies sensing
only the capacitor voltage. Such characteristics ensures a
low output voltage distortion even when the converter is
connected to a nonlinear load, which demands a distorted
current, or to a grid with a distorted grid voltage.











Fig. 1. Grid-connected VSC with an LC filter and an ac voltage controller.
server that offers a high robustness to changes in the
load impedance and ensures a stable operation even when
operating in grid-connected mode with a small coupling
impedance. This is in accordance with the results obtained
in [21], where a similar control structure but without
harmonic control capability, was presented. It should be
noted that adding harmonic control to the controller pre-
sented in [21] and maintaining its stability and robustness
is not an immediate process.
The rest of the paper is organized as follows. Section II
introduces a model of the plant and of the design-selected
harmonic disturbances. This model is used in Section III to
design the proposed controller. Next, in Section IV, the robust-
ness of the proposal is assessed and compared to a classical
solution. Furthermore, the performance under different load
conditions is studied. In Section V, the theory is validated by
experimental results. Finally, Section VI concludes the work.
II. MODELING OF THE PLANT AND THE DISTURBANCES
The proposed voltage controller consists of two main com-
ponents, namely, a compensator and an observer. In order to
design these two components, a mathematical model of the
plant and of the design-selected disturbances is required.
Fig. 1 shows a diagram of the physical system, where
vC,abc is the measured load voltage and v∗C is the load voltage
reference in the αβ frame. For simplicity, the subscript that
denotes the αβ frame, which is the reference frame where the
controller operates, is omitted.
The plant model required to design the proposed voltage
controller relates the controller output voltage v with the
capacitor voltage vC . Fig. 2(a) shows a detailed block diagram
in the αβ frame of such plant model, where L and C denote
the values of the LC filter reactive elements; RESRL , RC , and
RESRVSC represent the equivalent series resistances (ESRs) of the
filter and the VSC [29]; the zero-order-hold (ZOH) block
models the pulse width modulator (PWM) by introducing a
half-sample delay; the z−1 block symbolizes a one-sample
computational delay; and Zload models the impedance of an
unknown load connected at the output. vC and iL are the LC-
filter state variables (the capacitor voltage and the inductor
current, respectively); vdl is the PWM voltage reference, which
is the one-sample delayed controller output voltage v; and vPWM
is the VSC output voltage. It should be noticed that v does
0093-9994 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIA.2019.2942265, IEEE
Transactions on Industry Applications
not exist in the real system because, by the time the controller
output voltage is computed, a one-sample computational delay
has already passed; hence the value provided by the embedded
controller is vdl.
Such model depends on the current demanded by a load
connected at the output io. Fig. 2(b) shows the frequency
response of this plant model when a linear load is connected.
Three different types of linear loads are considered, namely, a
resistive, a capacitive, and an inductive load. A resistive load
damps the resonance of the LC filter, i.e., it lowers the gain
of the plant model at the resonant frequency. Inductive and
capacitive loads shift the resonant frequency of the system.
The proposed design aims to give a good performance
under a wide range of loads because the load value is usually
unknown at the design stage and often variable and nonlinear.
The nominal plant model assumes that the load is an open cir-
cuit (no load). This is the model used to design the controller.
Such choice minimizes the plant modeling error when both
capacitive and inductive loads are considered, cf. Fig. 2(b).
Moreover, at low frequencies, the open-loop output voltage
usually decreases when a load is connected at the output due
to the loading effect, i.e., the gain of the model diminishes
when the load impedance lowers; hence, stability is usually
improved with respect to the nominal case. A thorough study
of the load effect in the system performance is analyzed in
Section IV-A.
A. Model of the Plant for the Compensator
The mathematical modeling of a converter with an LC
filter takes place in several steps, similarly to the modeling
process of a grid-tied inverter with an LCL filter [26, Sec.
II]. Each step adds features to the model equations obtained
in the previous stage. In the first place, a continuous-time
model of the LC filter in the αβ frame, including losses, is
presented. This model relates the capacitor voltage vC to the
VSC output voltage vPWM in the LC filter of the plant diagram
shown in Fig. 2(a). The first-order differential equations in the





































Boldface denotes a vector or a matrix. Equation (1) does not
include the effect a load current io in the state variables. This
disturbance is studied later.
Then, the continuous-time model (1) is discretized by using
a ZOH equivalent [30]. The ZOH introduces a half a sample
delay, which matches the PWM delay [29].
F = eATs
G = A−1(eATs − I)B















































Fig. 2. Model of the plant. (a) Plant diagram in the αβ frame when a load is
connected at the output: LC filter, PWM (modeled as a ZOH), and one-sample
computation delay. (b) Bode of the plant model (vCf /v) under different load
conditions.
The obtained discrete-time model relates the PWM voltage
reference vdl with the sampled capacitor voltage:
x(k + 1) = Fx(k) + Gvdl(k)
vC(k) = Hx(k). (3)
Next, the computational delay is incorporated to the
discrete-time LC filter model (3). The model of this one-
sample delay on the controller output voltage v is
vdl(k + 1) = v(k). (4)












































Equation (5) models the LC filter and the computational delay.
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This model relates the converter output voltage vC(k) to the
controller output voltage v(k), cf. Fig. 2(a). Equation (5) is
the nominal plant model and it is used in Section III to design
the controller.
B. Disturbance Model for the Observer
The proposed controller includes a multi-frequency resonant
action in order to eliminate steady-state errors in the controlled
capacitor voltage vC caused by non linear loads or any other
unmodeled nonlinearity in the system. The resonant action
is obtained by placing open-loop poles (infinite gain) in the
observer at the targeted frequencies. Since the proposed con-
troller operates in the αβ frame, the positive- and the negative-
sequence voltage harmonics can be controlled independently
by placing a single pole instead of a complex conjugate pair
of poles in the observer.
In order to implement such resonant action in the observer,
the model of the plant in (5) is augmented with a high-order
disturbance model. This mathematical modeling process was
presented in [26, Sec. II], and it is included below for the sake
of self-containment and continuity.
A single-frequency (first-order) voltage disturbance in the




where Ah and φh are the amplitude and initial phase, respec-
tively; fo is the fundamental output frequency; and the sign of
h defines the sequence (positive or negative) of the harmonic
disturbance [31].
A multi-frequency disturbance w(t) that is composed of n
harmonics (h1, h2, . . . , hn) is obtained by combining multiple
single-frequency disturbances (6) of different frequencies:
w(t) = wh1(t) + wh2(t) + · · ·+ whn(t). (7)
In order to include the multi-frequency disturbance into the






jωgh1 0 · · · 0



















wh1 wh2 · · · whn
]T
. (9)
Similarly to the continuous-time plant model (1), the
continuous-time disturbance model (8) is discretized by using
a ZOH equivalent [30] to obtain the state and output matrices
of the discrete-time state-space disturbance model:
Fd = e
AdTs
Hd = Cd. (10)
Finally, in order to obtain a model that describes both
the physical plant and the design selected disturbances, the
nominal plant model (5) is augmented with the previously







































In the augmented model, the disturbance [w(k) = Hdr(k)]
has the same effect on the plant state vector x2 as the plant
input signal v(k); hence w is usually named input-equivalent
disturbance. This model is used in the next section to develop
the observer of the proposed controller.
III. DESIGN OF THE CONTROLLER
This section describes the proposed controller structure.
Such structure consists of three modules, cf. Fig. 3: a compen-
sator, an observer, and an ac-side converter-current estimator
that provides overcurrent protection [28, Sec. III-D]. Then,
the controller design process is presented. The mathematical
background of the design process, which employs a Kalman
filter and a pole-placement strategy, has already been suc-
cessfully applied to a current controller for a VSC with an
LCL filter [26]. By applying the same design principles, a
designer can address two very different problems (a current
controller and a voltage controller) with a consistent and
unified approach.
A. Proposed Controller Structure
The proposed voltage controller implements a single-loop
high-order state-space controller that only measures the output
voltage vC . The design of the proposed controller follows the
principle of separation of estimation and control. On the one
hand, the compensator determines the response to reference
changes by maintaining the output voltage close to its refer-
ence. It establishes the reference-tracking bandwidth and the
type of response. The proposed design provides a damped
response to reference commands equivalent to a first-order
system with a bandwidth that can be adjusted by the designer.
The maximum bandwidth that can be achieved is limited
by the sampling rate and by the available bandwidth in the
physical system (where overmodulation does not occur) [32,
Sec. III-A]. The compensator also includes a saturator so as
to provide to the observer a more accurate value of the VSC
output voltage when overmodulation occurs. This eliminates
the wind-up problem when the VSC is commanded with a
reference that cannot be achieved [33], [34].
On the other hand, the observer is designed to provide
a robust estimation of the system state vector x3, which is
composed of the plant state vector x2 and of the disturbance
state vector r, even in the presence of plant model variations.
The estimated multi-frequency disturbance w, cf. (8), cancels
the effect on the capacitor voltage of current harmonics
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Fig. 3. Detailed scheme of the proposed voltage controller structure.
generated by a nonlinear load or a distorted grid voltage.
Therefore, the observer reduces the output impedance of the
VSC at the frequencies where the load is expected to demand
current. Moreover, since the plant model can experience large
deviations depending on the load value, cf. Fig. 2(b), the
proposed observer design ensures a high robustness against
changes in the load impedance in order to maintain the
performance when different loads are connected.
B. Design of the Compensator
In order to obtain the desired control law, the compensator
employs two gains, namely, a feedback gain Kfb and a
reference feedforward gain Kff . The mathematical operations
required to obtain such gains are detailed below. The design
employs a pole-placement method, and it requires three param-
eters: the resonant frequency of the LC filter fres, the sampling
period of the digital controller Ts, and the desired controller
bandwidth fBW.
In order to obtain a damped response, the open-loop reso-
nant poles of the LC filter pol1,2 are moved to a more damped
region pcl1,2 using a radial projection [30], cf. Fig. 4(a). A
damping factor ζ of 0.7 is used because it provides enough
damping while requiring a low controller effort [30]. The
computational delay pole pol3 is moved to a lower frequencty
pcl3 in order to make it the dominant pole, and set the desired
bandwidth, cf. Fig. 4(b). Such pole locations are summarized
in Table I.
The plant model also contains a fast zero z1. Such zero is
caused by the capacitor ESR of the LC filter. Since it is located
at a high frequency, it does not require compensation. Fig. 4(a)
shows a pole-zero map of the open-loop and the closed-loop





































loop plant, cf. (1) 
Discrete-time






























Fig. 4. Frequency domain models of the nominal plant and of the closed-loop
system. (a) Discrete-time pole-zero map. (b) Bode diagram.
In order to obtain a closed-loop system with the specified
closed-loop poles (cf. Table I), Ackermann’s formula is applied









where Acl(F2) is the characteristic polynomial evaluated at
F2:
Acl(F2) = (F2 − pcl1 I)(F2 − pcl2 I)(F2 − pcl3 I).
The previous closed-loop pole locations provide a damped
response to reference commands with the desired bandwidth.
Nonetheless, they do not provide unity gain at the nominal
output frequency fo. The negative feedback changes the open-
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TABLE I
DIRECT DISCRETE-TIME POLE PLACEMENT OF THE PLANT POLES
Poles




Radial projection of resonant poles to ζ = 0.7.
pol1,2 = e






Shifted to a lower frequency so as to set the desired bandwidth.






loop plant model (5) into the following closed-loop system:
x2(k + 1) =
Fcl︷ ︸︸ ︷
(F2 −G2Kfb)x2(k) +KffG2v∗C(k)
vC(k) = H2x2(k). (13)
The frequency response of such system from its reference





j2πfTsI − Fcl)−1G2. (14)
Therefore, the necessary feedforward gain Kff that restores





The resultant closed-loop transfer function is shown in
Fig. 4(b) in comparison with the continuous- and discrete-time
open-loop transfer functions of the nominal plant model.
C. Design of the Observer
In order to estimate the plant state vector x2 and the
disturbance state vector r, i.e., the system state, two types of
linear observers can be implemented, namely, a Luenberger
observer or a Kalman filter. A Kalman filter offers some
advantages over a Luenberger observer in terms of robustness
and simplicity of design when a high-order system, such as
the proposed voltage controller, is considered. This point is
explained in detail in Section IV.
The Kalman filter contains a gain Ko, which is computed
off-line using, for instance, the iterative numerical solution
described in [26, Algorithm I]. The input parameters of this
algorithm are the measurement noise N , the process noise Q,
and the augmented model of the system F3 and H3, cf. (11).
Concerning the measurement noise N , the proposed ac volt-
age controller only measures the capacitor voltage; therefore,
N is the expected value [34] of the squared capacitor voltage
measurements vC when no load is connected at the output and
the VSC is on with its capacitor voltage reference v∗C set to
zero:
N = E{|vC(k)|2}, v∗C = 0. (16)
In our setup, N is 0.1 V2.
As regards the process noise Q, this parameter indicates
how much the real plant changes its state with respect to
the state predicted by the nominal model, due to unmodeled
disturbances. The diagonal of Q contains the variance of each
state variable in the observer state vector x3. A physical
interpretation of this parameter has been presented in [26].
The parameters N and Q define the bandwidth of the
observer by controlling the distance between the closed-loop
poles and the disturbance zeros of the sensitivity function of
the system, which is a transfer function that determines the
performance of the system, as explained in the next section.





Vo 0 0 · · · 0
0 Po3Vo 0 · · · 0






0 0 0 · · · Vo
 . (17)
Fig. 5 shows the root locus of the system sensitivity function
S(f) for a sweep in Q when the design selected frequencies
are both sequences of the fundamental output frequency ±fo
and the main low-order harmonics −11fo,−5fo,+7fo, and
+13fo.
On the one hand, some of the roots of S are in fixed
locations irrespectively of the value of Q. The disturbance
zeros zdhfg/h ∈ {−11,−5,±1,+7,+13} are always placed
over the unit circumference at the design selected frequencies
to ensure that the sensitivity is always zero at such frequencies.
The so called plant-model zeros zpdelay and z
p
±fres are placed
at the location of the plant-model poles. In addition, the plant
closed-loop poles pol1,2,3 are also at a fixed position, cf. Table I
because of the direct pole-placement strategy applied to design
the compensator. On the other hand, the rest of the poles
and zeros are automatically placed by the proposed observer
design method. The Kalman filter automatically places them in
locations which provide a robust system and a high bandwidth.
In order to facilitate the test and implementation of the
proposed voltage controller, a design example and an imple-
mentation example of the proposed voltage controller written
in Matlab code has been included as supplementary material.
IV. RELATION BETWEEN ROBUSTNESS, PERFORMANCE,
AND OUTPUT IMPEDANCE
This section explains how the presented controller enhances
the steady state and transient performance of the system. To
obtain a good performance during steady state and transient
events, the output impedance of the system Zout should be as
low as possible. A low output impedance permits to deliver
any load currents without affecting the output voltage.
In a VSC with an LC filter, a low output impedance can be
achieved in two different ways. The first one is to install an
LC filter with reactive elements that have a low impedance,
i.e., the values of L, RL, and RC are small and the value of
C is large, cf. Zolout in Fig. 6(a). The second one is to design
a controller that lowers the output impedance of the system
formed by the converter and the LC filter by using feedback
of the output voltage.
Fig. 6(b) shows the output impedance Zolout of a converter
that operates in an open-loop configuration, i.e., without a
closed-loop controller that regulates the output voltage. The
illustrated waveform is clamped for values greater than 10 Ω.
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0.01% < Q ≤ 0.1%
Q = 0.1%
0.1% < Q ≤ 0.2%
0.01% < Q ≤ 0.1%
Q = 0.1%









Fig. 5. Roots of the sensitivity tranfer function for a sweep in the design
parameter (Q).
Such output impedance achieves very low values at dc and
at high frequencies, namely, RL and RC . However, Zolout
increases in the mid-frequency range and it tends to a high
value at fres. If the value of L is reduced and the value
of C increased, a lower impedance is obtained maintaining
the same resonant frequency at the expense of increasing the
inductor current ripple and the capacitor size, cf. Fig 6(b). In
addition, this approach has the following problems. It does not
provide a true zero output impedance at any frequency and the
impedance around fres is always too high.
In order to solve these limitations, the proposed feedback
controller reduces the output impedance. This is accomplished
by lowering the sensitivity of the system at a set of design-
selected frequencies. The sensitivity function of the system
S is a transfer function that describes how the controller
responds to disturbances [34]. A controller modifies (amplifies
or attenuates) the effect of a disturbance (such as the load
current) on the controlled variable (the capacitor voltage) with
respect to the open-loop response, according to the value of
S. In other words, it represents the change in the output





Fig. 6(c) shows the change in the output impedance caused
by the proposed closed-loop controller. The proposal provides
a zero output impedance at a set of arbitrarily selected frequen-
cies (−11fo,−5fo,±fo,+7fo, and +13fo, in this example).
Since the spectrum of the load current in the αβ frame
typically contains such frequency components, this design im-
proves the transient and steady-state responses of the voltage
controller because the output voltage distortion is minimized.
The design presented in the previous section can, theoreti-
cally, provide a zero output impedance at as many frequencies
as desired because the number of frequencies where a resonant
action (infinite gain) [33] can be placed is unlimited, provided
that they are below the Nyquist frequency of the digital
controller fs/2. The only obvious practical limitation is the
computational burden. In any case, current processors can
execute the proposed control equations, which consist only of
simple additions and multiplications (cf. Fig. 3), without any
problems even for large orders [cf. (11)]; hence, this constraint
is virtually eliminated. Unfortunately, the robustness of the
system to load changes or parameter variations is restricted
by a fundamental limitation that is common to all linear
controllers, namely, Bode’s sensitivity integral theorem. This is
a fundamental constraint that limits the number of frequencies
where the controller can reduce the output impedance.
Bode’s integral theorem states that the average attenuation
(S < 1) and amplification (S > 1) of disturbances over
the complete frequency range where the controller operates
(−fs/2, fs/2) is zero:∫ fs/2
−fs/2
ln |S(f)| df = 0, (19)
where fs is the sampling frequency. Thus, the choice of the
sensitivity function S(f) at one frequency affects its value
at other frequencies. This effect is illustrated in Figs. 7(a)
and 7(c). The red area above the frequency axis (S > 1)
must be equal to the blue area below the frequency axis
(S < 1) according to (19). Consequently, when the sensitivity
is reduced at some frequencies, it necessarily increases at other
frequencies.
The previous mathematical result has an important physical
and practical consequence because the sensitivity function
is related to the output impedance of the system according
to (18). Therefore, if a controller reduces the sensitivity to
decrease the output impedance in some frequency range,
then the output impedance must be increased at some other
frequencies, cf. Figs. 7(b) and 7(d).
For this reason, the output impedance should be reduced
only at the frequencies where the load is expected to demand
current. In order to achieve this requirement, the Kalman
filter uses a model of the plant and of the design-selected
disturbances that permit to optimize the performance of the
system by reducing the sensitivity only at the frequencies of
the disturbances and at the resonant frequency of the LC filter.
It should be noticed that when the plant model is modified
with respect to the nominal model, e.g., if a load is connected,
then some of the roots of the sensitivity are moved from the
previously described locations. Therefore, both the sensitivity
function and the output impedance are changed [11]. Figs. 7(b)
and 7(d) illustrate this change when the load impedance
value is swept from infinity (no load) to a value of 0.1 p.u.
Nevertheless, the proposed controller always provides a zero
output impedance at the design-selected frequencies because
the disturbance zeros, cf. Fig. 5, do not move irrespectively of
the change in the plant model.
In order to design a robust controller, this change in the out-
put impedance of the system caused by a load variation should
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Fig. 6. Output impedance of a VSC with an LC filter. (a) Circuit diagram of a converter without a closed-loop controller. (b) Change in the magnitude of
the output impedance Zolout of a converter without a closed-loop controller when the values of the LC filter are modified. (c) Change in the output impedance
when the proposed controller is implemented.
(a)














Rload = 0.1 p.u.
(b)
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Rload = 0.1 p.u.
(d)
Fig. 7. Comparison of two controllers designed according to the proposed method. (a) and (b) The design includes a resonant action only at the positive- and
the negative-sequence of the fundamental output frequency ±fo. (c) and (d) The design includes a resonant action at the main low-order harmonic sequences
−5fo,+7fo,−11fo,+13fo and at the positive- and the negative-sequence of the fundamental output frequency ±fo. (a) and (c) Graphical interpretation of
Bode’s integral theorem, which illustrates the regions where the controller amplifies (red areas) or attenuates (blue areas) disturbances that affect the capacitor
voltage. (b) and (d) Output impedance Zclload when a resistive load Rload is connected, Rload > 0.1 p.u.
be minimized. This is accomplished by reducing the frequency
ranges where the controller responds to disturbances, i.e., the
frequencies where S(f) 6= 1, because the controller relies on
the nominal plant model to perform such change in the output
impedance.
This range can be reduced in two ways. The first one is by
selecting a lower value of Q [26, Fig. 7(b)]; hence reducing
the bandwith of the observer. The second one is by reducing
the set of design-selected frequencies where a zero output
impedance is requested, i.e., where S(f) = 0.
The previous analysis gives a qualitative insight into the
relation between the robustness of the controller to plant pa-
rameter variations and the output impedance of the power con-
verter using the sensitivity function. However, such analysis
does not provide a quantitative indication of the range of load
impedance values where transient performance requirements
are met. In the following section, a quantitative analysis of
the stability of the system as a function of the load impedance
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is presented; resistive (R), inductive (RL), and capacitive (RC)
loads are considered.
A. Analysis of the Stability as a Function of the Load
Although the load is usually modeled as a current distur-
bance, this common practice is an approximation that does
not take into account the change in the system dynamics that
a load causes. Only when the load is a true current source
(with infinite output impedance), it is accurate to model it
as a disturbance. Therefore, the effect of a load should be
analyzed as a change in the plant model, cf. Fig. 2(b), in order
to determine the stability margins and transient performance,
specially when large changes in the load impedance are
considered.
From the control point of view, two factors determine the
range of loads that can be connected to the system before
the performance is significantly degraded. The first one is the
robustness of the controller. A robust controller can tolerate
a severe change in the plant model (caused by connecting
a low impedance load) without changing its steady-state and
transient performance significantly. The second factor is the
impedance of the LC filter installed. For a given LC filter,
a smaller change is obtained in the plant model, cf. Fig. 2(b)
when the impedance of the load Zload is large compared to the
impedance of the filter, e.g., when Zload  jωL and Zload 
1/(jωC). Hence, for a given load power factor, stability is
most affected when the load impedance is minimum.
Two parameters are commonly used to specify the range of
loads which can be connected to the system during islanded
operation: the nominal output power Po and the rated output
power factor cosφ [35]. The nominal output power Po sets a
lower bound in the magnitude of the load impedance during
islanded operation.
|Znomload | = 3V 2o /Po, (20)
where Vo is the rated output voltage. The rated output power
factor describes the ratio of the maximum active and apparent
loading that the converter can handle, that is, the maximum
admissible load impedance angle during nominal power oper-
ation.
Nevertheless, when the power converter operates in grid-
connected mode, cf. Fig. 1, a much lower load impedance
can be seen by the converter without exceeding its power
limit because the load impedance in such configuration is the
parallel equivalent of the grid impedance with the local load
impedance, whereas the power transfer depends on the relation
between the grid voltage and the converter output voltage. As
explained previously, the worst case in terms of stability and
plant parameter variations corresponds to a setup with a low
impedance load, such as during grid-connected mode, because
the nominal model [used to design the controller, cf. (5)]
assumes an infinite load impedance value (no load). For such
reason, this section analyzes the stability of the system when
the load impedance is changed from 0 p.u. (a short circuit)
to a value of 10 p.u. For load impedance values greater than
10 p.u., the performance is almost identical to the nominal
case, when no load is connected.
The presented analysis studies the robustness of the proposal
by calculating the time constant τ of the poles of the closed-
loop system for different values of load impedance. The time
constant (or decay time-constant) of a pole at frequency f and
damping ratio ζ is τ = 1/(2πfζ). Fig. 8 shows regions of load
impedance whose colors denote the value of the largest time
constant τmax in the system, that is, the time constant of the
pole with the slowest dynamics. The load time constant has
been excluded from the calculation. The relation between each
color and its corresponding time constant interval is indicated
in the label at the right of the figure. Both the resistive and the
reactive components of the load impedance (Rload and Xload
respectively) are changed from a light load condition (Rload =
10 p.u., Xload = ±10 p.u.) to a short-circuit situation (Rload =
Xload = 0. The system base values are indicated in Table II.
Since the proposed controller allows the designer to ar-
bitrarily specify a set of frequencies where a zero output
impedance is obtained, three different designs with zero-
output impedance at different sets of frequencies are studied.
The first one only offers a zero output impedance at the
nominal output frequency ±fo, cf. Fig. 8(a). The second one
adds to the previous set of frequencies the main low-order
harmonics −11fo,−5fo,+7fo,+13fo, cf. Fig. 8(b). The third
one includes all the previous frequencies plus −17fo, and
+19fo, cf. Fig. 8(c).
As expected from the study included in Section IV, the
robustness of the controller is reduced (τmax increases) when
the number of frequencies with a zero-output impedance
increases. This is a fundamental limitation, cf. Bode’s integral
theorem, that applies to any linear controller. Nonetheless,
the achieved performance is acceptable even when the output
voltage vC is controlled with zero steady-state error at a large
set of frequencies, cf. Fig. 8(c).
In summary, the proposal can operate connected to a wide
range of loads without significantly degrading its performance
and without requiring a low-impedance LC filter or a high
switching frequency. This analysis has considered R, RL, and
RC loads. This type of loads assess the operation when the
output current is in phase, lags, or leads, respectively, the
output voltage. Nonetheless, this analysis can be extrapolated
to the case of a complex (high-order) impedance network, such
as a an LC load whose impedance is comprised within the
shaded regions shown in Fig. 9.
B. Comparison to a Double-Loop Controller
In order to perform a comparison of results to relevant
publications in the literature, this section compares in terms
of the sensitivity and the output impedance the proposal to a
system with a transfer-function-based (classical) controller. A
classical design is selected because it is regarded as one of the
most commonly used mechanisms for the ac voltage control
of power converters.
Among the different classical alternatives studied in the
literature, double-loop structures are considered to be a good
solution thanks to their modularity and robustness, compared
to classical single-loop controllers. Fig. 10 displays a block
diagram representation of the analyzed classical controller [10]
0093-9994 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIA.2019.2942265, IEEE
Transactions on Industry Applications
(a) (b) (c)
Fig. 8. Regions of load impedance whose colors denote the value of the largest time constant τmax in the system, that is, the time constant of the pole with
the slowest dynamics. (a) Zero output impedance is requested only at the fundamental output frequency ±fo. (b) Zero output impedance is requested at the
fundamental output frequency ±fo and at the following main low-order harmonics −11fo,−5fo,+7fo, and +13fo. (c) Zero output impedance is requested
at the fundamental output frequency ±fo and at the following main low-order harmonics −17fo,−11fo,−5fo,+7fo,+13fo, and +19fo.
Fig. 9. Magnitude and phase of the loads used to assess the performance of
the proposal.
in the αβ frame. This controller structure consists of a single
proportional controller in the current loop and multiple PR
controllers in the voltage loop, tuned at both sequences (pos-
itive and negative) of the fundamental output frequency ±fo
and at the main low order harmonics ±5fo and ±7fo, so as to
remove steady-state errors in the output voltage. Additionally,
it incorporates a decoupling term Gdec to improve the transient
response of the system.
Fig. 11(a) shows the sensitivity function of such controller.
As expected from the resonant action of the PR controllers, it
successfully eliminates disturbances at the targeted harmonics
±7fo, ±5fo, and at the fundamental output frequency ±fo.
Nevertheless, such classical design does not have enough
degrees of freedom to avoid the following problems:
• The sensitivity function presents several peaks, which can
lead to resonances if a disturbance excites the system,
e.g., during a load step.
• The value of the sensitivity function is different from one
at high frequencies (S 6= 1), which reduces the robustness
of the system to plant variations.
• If a designer rises the controller gains in order to increase
the width of the narrow low-sensitivity regions (S < 1)
where the resonant action is tuned (±fo, ±5fo, and
±7fo), then the sensitivity peaks also rise, which affects
the system robustness and stability.
In summary, this classical design method does not have enough
degrees of freedom to simultaneously increase the disturbance-
rejection bandwidth (frequencies where S < 1) and maintain
low sensitivity peaks that do not compromise the robustness
and stability of the system.
Contrarily to a classical design, the proposed controller
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Fig. 10. Classical double-loop voltage controller structure, nominal model of the physical plant in the αβ frame, and load.
avoids the previous limitations thanks to its higher number
of degrees of freedom. Compared to the classical design, the
proposal results in a lower sensitivity peak, cf. Fig. 11(b). In
particular, the sensitivity peak is reduced from a value of 6.9 to
a value of 1.9. Secondly, the sensitivity function quickly tends
to one at high frequencies, above the resonant frequency of the
LC filter fres, in order to improve the robustness. Finally, this
method allows the designer to modify the disturbance-rejection
bandwidth by changing the parameter Q, cf. Fig. 5.
Using (18), Fig. 12 shows the magnitude of the closed-
loop output impedance
∣∣Zclout∣∣ for the two previously compared
controllers. At the frequency regions where disturbances are
expected to have the largest amplitude, the proposed design,
cf. Fig. 3, results in a lower output impedance, compared to
a classical dual-loop controller, cf. Fig. 10, when the same
LC filter is installed and the same number of harmonics are
controlled with zero steady-state error (±7fo, ±5fo, and ±fo).
This lower output impedance permits to reduce the output
voltage distortion caused by the load current.
V. EXPERIMENTAL RESULTS
The proposed ac voltage controller has been tested in a 10-
kW VSC working both in stand-alone and in grid-connected
modes. An LC filter designed according to [36] is used. The
filter reactive values are L = 2.5 mH and C = 30 µF (fres =
580 Hz). The switching frequency is fsw = 2.5 kHz, and the
dead-time is 3µs. A double-update sampling strategy is im-
plemented, resulting in a sampling frequency fs of 5 kHz. The
controller is designed using the proposed method and the set
of design-selected frequencies with zero output impedance is
−17fo,−11fo,−5fo,+7fo,+13fo,+19fo and both sequences
of the fundamental frequency ±fo. This validates the operation
of the proposal when controlling harmonics close to the
resonant frequency of the LC filter. The bandwidth of the
controller fbw is set to 300 Hz. It should be noticed that,
the compensator bandwidth is limited to fbw in order to
reduce the controller effort and avoid overmodulation when a
reference step is commanded. Nonetheless, the low-sensitivity
regions of the controller are placed at frequencies above and
below fbw; hence, the controller can cancel disturbances above
its reference-tracking bandwidth. The setup parameters are
summarized in Table II. Figs. 13(a) and 13(b) show a diagram
and a photograph of the experimental setup, respectively.
Fig. 14 illustrates the execution order of the proposed
controller and indicates the computational load as a function
of the number of design-selected frequencies where a zero out-
put impedance is requested n. The hardware implementation
contains three main parts that are executed sequentially during
a sampling period: the overcurrent protection, which controls
the PWM-enable signal; the multi-frequency observer, which
provides the state of the plant and the estimated disturbances;
and the compensator, which executes the control law, i.e., it
computes the saturated controller output voltage vsat. Finally,
the signal vsat is transformed from the αβ frame to the abc
frame and sent to a PWM, which generates the VSC firing
signals.
A. Islanded Operation
In order to asses the operation in an islanded configuration
(S2 open in Fig. 13), a nonlinear load is connected to the con-
verter. The nonlinear load consists of a three-phase full-wave
thyristor rectifier with an inductive load and a displacement
power factor (DPF) of 0.3.
The first test shows the reference tracking capability of the
proposal under no load, cf. Fig. 15(a), and with a nonlinear
load connected at the output, cf. Fig. 15(b). The capacitor
voltage in the abc frame vC,abc and in the positive-sequence
dq frame vC,dq+ is shown for a reference step v∗C,abc. Since
in this test the VSC operates in islanded mode, the phase
required to define the dq frame is generated by the controller.
In Fig. 15(b), a small voltage is applied before the step is
commanded so as to ensure that the nonlinear load is operating
during the transient event because the response of the voltage
controller is faster than the start-up time of the nonlinear load.
When no load is connected at the output, the plant model used
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(a)
(b)
Fig. 11. Comparison of the magnitude of the sensitivity function |S(f)| in a logarithmic scale of a VSC with an LC filter and a closed-loop voltage controller.
(a) A classical dual-loop controller, cf. Fig. 10. (b) The proposed controller, cf. Fig. 3.






































Fig. 12. Comparison of the magnitude of the closed-loop output impedance
∣∣Zclout
∣∣ of a VSC with an LC filter and two types of closed-loop voltage controllers.
(a) A classical dual-loop controller, cf. Fig. 10. (b) The proposed controller, cf. Fig. 3.
to design the controller (5) accurately describes the physical
system because the nominal model used to design the com-
pensator assumes a no load condition. Therefore, the response
precisely follows the transient response of a first-order system
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Fig. 13. Experimental setup of the grid-connected converter. (a) Diagram. (b)
Photograph.
of the design selected bandwidth fbw, as expected from the
proposed direct discrete-time pole-placement strategy adopted
for the compensator. When a nonlinear load is connected at the
output, the response is not significantly modified, compared to
Fig. 15(a), in spite of the plant model change caused by the
load because of the robustness of the proposal, as explained
in Section IV.
The second test evaluates the performance of the con-
troller to a load step and compares its performance to the
transfer-function-based (classical) design analyzed in Sec-
tion IV-B. Both connection and disconnection events are
tested. Figs. 16(a) and 16(b) show the output voltage vC,abc and
the load current io,abc during a connection and a disconnection
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Fig. 14. Execution chronogram of the proposed controller and computational
load as a function of the number of design-selected frequencies n where a
zero output impedance is requested.
formance, Fig. 16(c) displays the voltage error v∗C,abc − vC,abc
in comparison with the limits defined in [35] for the two
previous load step tests. The proposal meets class-one limits
of such specification using an LC filter with reduced reactive
values and a low switching frequency because the presented
design optimizes the transient response, cf. Section IV. During
steady-state, Fig. 16(c) shows a small high-frequency voltage
error which is the 400-µs switching ripple of the VSC, see
Figs. 16(a) and 16(b).
Fig. 16(d) shows the magnitude of the spectrum and the
total harmonic distortion (THD) of the output voltage vC and
of the load current io. As expected, no output voltage distortion
appears at the main low-order harmonics in spite of the large
load current due to the resonant action of the controller, which
provides a zero output impedance. Therefore, a low output
voltage distortion is obtained (THDvC = 1.5 %) in spite of
the highly distorted output current demanded by the nonlinear
load (THDio = 32.0 %).
Fig. 17 shows the transient response of a classical controller,
cf. Fig. 10, during the previously described nonlinear load
step. Although the output voltage vC,abc is not significantly
affected by the load current io,abc, the converter current iL,abc
clearly manifests an instability in the system, which triggers
the converter overcurrent protection. Such instability is caused
by the connection of the nonlinear load and a low robustness of
the classical controller to load impedance variations. Classical
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Nominal output power Po 10 [ kW]
Nominal output voltage Vo 230 [ V]
Minimum load power factor cosφ 0.2†
Output frequency fo 50 [ Hz]
LC filter
Filter inductance L 2.5, 0.05 [ mH, p.u.]
Filter capacitance C 30, 0.14 [ µF, p.u.]
Filter resonance fres 581 [ Hz]
VSC
Switching frequency 2.5 [ kHz]
Dead time 3 [ µs]
DC bus voltage vdc 700 [VDC]
Controller
Sampling frequency fs 5 [ kHz]
Bandwidth fbw 300 [ Hz]
Measurement noise N 0.1 [ V2]
Process noise Q 0.1 [%]
†
Minimum load power factor depends on the number of voltage
harmonics controlled with zero steady-state error, c.f. Fig.8.
controllers offer a low robustness to load impedance variations,
specially when controlling frequency components close or
above the critical frequency [1] (fs/6 = 833 Hz).
In order to address this limitation of classical designs
when using a low sampling frequency and multiple resonant
controllers, the sampling frequency of the classical controller
is increased to a value of 10 kHz. Fig. 18(a) and Fig. 18(b)
show the experimental transient response to the previous
nonlinear load step during a connection and a disconnection
event, respectively. As shown, when the sampling frequency
is doubled, the classical controller provides a stable response,
even when the nonlinear load is connected. Nonetheless, a
large transient is observed in the output voltage during both
connection and disconnection events. Such transient is clearly
displayed in Fig. 19, which shows the output voltage error
in comparison with the limits defined in [35]. As shown, the
classical design achieves a worse output voltage regulation
during the load transient event compared to the proposal [see
Fig. 16(a), Fig. 16(b) and Fig. 16(c)] due to its higher output
impedance [cf. Fig. 6(b)] in spite of it using a higher sampling
and switching frequencies.
B. Grid Connected Operation
In order to asses the operation in a grid-connected configu-
ration (S2 closed), the proposed voltage controller is connected
to a three-phase grid using a coupling impedance Lg of value
0.1 p.u. (5.4 mH). A three-phase ac voltage source is used
to generate a distorted grid voltage. The grid voltage vg has
a THD of 10.5% and the harmonic content is indicated in
Table III. The nonlinear load described in the previous section
is used as a local load, as shown in Fig. 13.
Fig. 20 shows the experimental waveforms in the abc frame
during the connection event of the VSC to such distorted grid.
TABLE III
GRID VOLTAGE HARMONICS
Order Sequence h Magnitude
1 + +1 230 V
3 0 5%
5 − −5 6%
7 + +7 5%
9 0 1.5%
11 − −11 3.5%
13 + +13 3%
THD 10.5%
Before the VSC is switched to grid-connected mode (S1 is
open and S2 is closed), the load voltage vload has a large
distortion caused by the nonlinear load current iload and the
distorted grid voltage vg. When S1 is closed, the VSC output
voltage vC is maintained sinusoidal in spite of the distorted
output current io delivered to the nonlinear load iload and to
the distorted grid ig.
In order to assess the harmonic distortion during grid
connected operation, the spectrum and the THD of the current
and voltage waveforms shown in Fig. 20 are presented in the
following.
Fig. 21 shows the spectrum and the THD of the output
current io and of the output voltage vC . Before the VSC
is connected to the grid [S1 is open and S2 is closed, cf.
Fig. 13(a)], the output current io is zero and the output
voltage vC has a negligible distortion (THDvC = 0.1 %).
After the VSC is connected to the grid [S1 and S2 are
closed, cf. Fig. 13(a)], the converter output voltage distor-
tion is zero at the design selected frequencies, which are
−17fo,−11fo,−5fo,+7fo,+13fo,+19fo and both sequences
of the fundamental frequency ±fo. Nonetheless, the mea-
sured voltage distortion (THDvC = 1.0 %) slightly increases
compared to when no load is connected at the VSC output
due to the appearance of harmonic output currents above the
previously indicated frequencies, where the output impedance
is not zero.
Fig. 22 shows the spectrum and the THD of the load current
iload and of the load voltage vload. When the VSC is discon-
nected from the grid (S1 is open and S2 is closed), the load
voltage vload contains a large distortion (THDvload = 17.5 %),
which is caused by a distorted grid voltage and the voltage
drop originated by the highly distorted load current iload that
circulates by the weak grid impedance (THDiload = 31.5 %).
During grid-connected operation (S1 and S2 are closed),
the load voltage vload coincides with the converter output
voltage vC . Therefore, a negligible load voltage distortion is
observed (THDvload = 0.9 %) because the proposed voltage
controller eliminates the main voltage harmonics. Moreover,
when the VSC is connected to the grid, the THD in the
load current slightly increases its value (THDiload = 35.5 %)
because, in this configuration, the nonlinear load sees a lower
source impedance which is the parallel equivalent of the grid
impedance and the VSC output impedance
Fig. 23 shows the spectrum and the THD of the grid
current ig and of the grid voltage vg during the two previously
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Fig. 15. Experimental output voltages in the abc frame vC,abc and in the positive synchronous frame dq+ rotating at the fundamental output frequency fo
vC,dq+ for a reference step v∗C,dq+. (a) Without a load. (b) With a nonlinear load connected at the output.


























































Load step 0% → 100% 100% → 0%
(c)
Stand-alone operation:






























Resonant action at frequencies
−17fo, −11fo, −5fo, ±fo,
+7fo, +13fo, and +19fo
Span 3.2 kHz Center 0Hz 200Hz/DIV
io Linear 0.5A/DIV vC Linear 5V/DIV
(d)
Fig. 16. Transient response to a nonlinear load step. (a) Connection test: load step test from 0% to 100% of rated power. (b) Disconnection test: load step
test from 100% to 0% of rated power. (c) Dynamic output performance according to [35]. (d) Magnitude of the spectrum of the output voltage vC and of
the load current io.
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Fig. 17. Experimental transient response of a classical dual-loop controller, cf. Fig. 10, during a nonlinear load step from 0% to 100% of rated power
(fs = 5 kHz and fsw = 2.5 kHz). (a) Output voltage vC,abc and load current io,abc in the abc frame. (b) Output voltage vC,abc and converter current
iL,abc in the abc frame.













































































Fig. 18. Experimental transient response of a classical dual-loop controller, cf. Fig. 10, during a nonlinear load step (fs = 10 kHz and fsw = 5 kHz). (a)













































Load step 0% → 100% 100% → 0%
Fig. 19. Dynamic output performance according to [35] of a classical dual-
loop controller, cf. Fig. 10, during a nonlinear load step (fs = 10 kHz and
fsw = 5 kHz).
indicated conditions. On the one hand, before the VSC is con-
nected to the grid, a large grid-current distortion is observed.
Such distortion is caused by the nonlinear load and the highly
distorted grid voltage. On the other hand, when the VSC is
connected to the grid, the proposed voltage controller achieves
a sinusoidal voltage at the load terminals. In such scenario, the
nonlinear current demanded by the nonlinear load is provided
by the VSC instead of by the grid and the grid-current THD
is reduced, as shown in Fig. 23(b) compared to Fig. 23(a).
Nonetheless, since the grid contains a large voltage harmonic
distortion (see Table III), a significant distortion in the grid
current still exists.
VI. CONCLUSION
This paper has presented an ac voltage controller with a high
robustness to variations in the load. Both islanded operation
and grid-connected mode have been tested. The proposed con-
troller uses a single-loop structure that improves the transient
performance by selectively minimizing the output impedance
of the system at a set of design-selected frequencies. These
frequencies can be located above the critical frequency of the
0093-9994 (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIA.2019.2942265, IEEE
Transactions on Industry Applications
S1 and S2 closedS2 closed and S1 open














Fig. 20. Experimental waveforms in the abc frame during the connection
event of the VSC to a distorted grid.
system fs/6 where previous proposals have stability problems,
provided that they are below the Nyquist frequency of the
digital controller. Thanks to these characteristics, the presented
controller achieves a low output voltage distortion, even when
providing a distorted output current. System stability has been
demonstrated for a wide range of load values. Moreover,
the above properties are maintained irrespectively of the LC
filter installed, or the sampling frequency used, provided
that overmodulation of the VSC is avoided and the resonant
frequency of the LC filter is lower than the Nyquist frequency.
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Span 3.2 kHz Center 0Hz 200Hz/DIV
vC Linear 5V/DIV io Linear 0.5A/DIV
(b)
Fig. 21. Spectrum and resultant THD of the output current io and of the capacitor voltage vC during two different conditions: (a) No load is connected at
the output [S1 is open and S2 is closed, cf. Fig. 13(a)]. (b) The VSC is connected to the grid [S1 and S2 are closed, cf. Fig. 13(a)].





























Span 3.2 kHz Center 0Hz 200Hz/DIV
vload Linear 5V/DIV iload Linear 0.5A/DIV
(a)
Grid-tied operation:






























Span 3.2 kHz Center 0Hz 200Hz/DIV
vload Linear 5V/DIV iload Linear 0.5A/DIV
(b)
Fig. 22. Spectrum and resultant THD of the load current iload and of the load voltage vload during two different conditions: (a) The nonlinear load is connected
to a weak grid with a distorted grid voltage [S1 is open and S2 is closed, cf. Fig. 13(a)]. (b) The proposed voltage controller regulates the load voltage [S1
and S2 are closed, cf. Fig. 13(a)].





























Span 3.2 kHz Center 0Hz 200Hz/DIV
vg Linear 5V/DIV ig Linear 0.5A/DIV
(a)
Grid-tied operation:






























Span 3.2 kHz Center 0Hz 200Hz/DIV
vg Linear 5V/DIV ig Linear 0.5A/DIV
(b)
Fig. 23. Spectrum and resultant THD of the grid current ig and of the grid voltage vg during two different conditions: (a) A nonlinear load is connected to
the grid [S1 is open and S2 is closed, cf. Fig. 13(a)]. (b) When the VSC operates connected to the grid [S1 and S2 are closed, cf. Fig. 13(a)].
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Diego Pérez-Estévez (S’15) received the M.Sc. and
the Ph.D. degrees from the University of Vigo, Vigo,
Spain, in 2014 and 2019, respectively.
Since 2014, he has been with the Applied Power
Electronics Technology Research Group. His re-
search interests include control of grid-connected
converters and distributed power generation systems.
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